

TMC2246A Image Filter 11 x 10 bit, 60 MHz


Features

- 60 MHz computation rate
- 60 MHz data and coefficient input
- Four 11 x 10-bit multipliers
- Individual data and coefficient inputs
- 25-Bit accumulator
- Fractional and integer two's complement data formats
- Input and output data latches with user-configurable enables
- Selectable 16-bit rounded output
- Internal 1/2 LSB rounding
- · Available in 120-pin CPGA, PPGA, MPGA, or MQFP

Description

The TMC2246A is a video-speed convolutional array composed of four 11 x 10 bit registered multipliers followed by a summer and an accumulator. All eight multiplier inputs are accessible to the user and may be updated every clock cycle with integer or fractional two's complement data. A pipelined architecture, fully registered input and output ports, and asynchronous three-state output enable control simplify the design of complex systems.

Logic Symbol



Applications

- Fast pixel interpolation
- Fast image manipulation
- Image mixing and keying
- High-performance FIR filters
- Adaptive digital filters
- · One- and two-dimensional image processing


The data or coefficient inputs to the multipliers may be held over multiple clock cycles, providing storage for mixing and filtering coefficients. The 25-bit internal accumulator path allows two bits of cumulative word growth and may be internally rounded to 16 bits. Output data are updated every clock cycle, or may be held under user control. All data inputs, outputs, and controls are TTL compatible and (except for the three-state output enable) are registered on the rising edge of CLK.

The TMC2246A is uniquely suited to performing pixel interpolation in image manipulation and filtering applications. As a companion to the Fairchild Semiconductor TMC2301 and TMC2302 Image Manipulation Sequencers, the TMC2246A can execute a bilinear interpolation of an image (4-pixel kernels) at real-time video rates. Larger kernels or other, more complex, functions can be realized with no loss in performance by utilizing multiple devices.

With unrestricted access to all data and coefficient input ports, the TMC2246A offers considerable flexibility in applications performing digital filtering, adaptive FIR filters, mixers, and other similar systems requiring high-speed processing.

Fabricated in a submicron CMOS process, the TMC2246A operates at a guaranteed clock rate of 60 MHz over the full temperature and supply voltage ranges. It is pin- and function-compatible with CADEKA's TMC2246, while providing higher speed operation and lower power dissipation. It is available in a 120 pin Plastic Pin Grid Array (PPGA), 120 pin Ceramic Pin Grid Array (CPGA), 120 lead MQFP to PPGA (MPGA), and a 120 lead Metric Quad FlatPack (MQFP).

Block Diagram




Functional Description

The TMC2246A Image Filter is a flexible multiplier-summer array which computes the accumulated sum of four 11x10 bit products, allowing word growth up to 25 bits.

The inputs are user-configurable, allowing latching of either the 10- or 11-bit input data. The data format is user-selectable between integer or fractional two's complement arithmetic. Total latency from input registers to output data port is 5 clocks. The output data path is 16 bits wide, providing the lower 16 bits of the accumulator when in integer format or the upper 16 bits of the 25-bit accumulator path when fractional two's complement notation is selected. One-time rounding to 16 bits is performed automatically when accumulating fractional data, but is disabled when operating in integer format to maintain the integrity of the least-significant bits.

Pin Assignments


120 Pin Plastic Pin Grid Array, H5 Package, 120 Pin Ceramic Pin Grid Array, G1 Package, and 120 Pin Metric Quad FlatPack to 120 Pin Plastic Pin Array, H6 Package



Pin	Name	Pin	Name	Pin	Name	Pin	Name
A1	ENSEL	C5	D48	G11	D35	L10	C28
A2	ENB2	C6	D44	G12	D36	L11	D20
A3	ENB3	C7	GND	G13	D34	L12	D24
A4	D47	C8	VDD	H1	S6	L13	D25
A5	D45	C9	C45	H2	S5	M1	D19
A6	D42	C10	C41	H3	VDD	M2	D14
A7	D41	C11	C31	H11	GND	M3	D11
A8	C4 ₁₀	C12	C33	H12	D38	M4	C110
A9	C48	C13	C36	H13	D37	M5	C17
A10	C46	D1	S ₁₃	J1	S4	M6	C15
A11	C43	D2	S ₁₄	J2	S3	M7	C13
A12	C40	D3	OCEN	J3	GND	M8	C10
A13	C3 ₂	D11	C34	J11	D27	M9	C22
B1	ACC	D12	C37	J12	D29	M10	C25
B2	FSEL	D13	C39	J13	D39	M11	C29
B3	ENB4	E1	S ₁₁	K1	S ₂	M12	D21
B4	D49	E2	S ₁₂	K2	S ₁	M13	D22
B5	D46	E3	GND	K3	D18	N1	D16
B6	D43	E11	C38	K11	D23	N2	D13
B7	D40	E12	C310	K12	D26	N3	D10
B8	C49	E13	D30	K13	D28	N4	C18
B9	C47	F1	S9	L1	S ₀	N5	C16
B10	C44	F2	S10	L2	D17	N6	C14
B11	C42	F3	VDD	L3	D15	N7	C12
B12	C30	F11	D31	L4	D12	N8	C11
B13	C35	F12	D32	L5	C19	N9	C21
C1	S ₁₅	F13	D33	L6	GND	N10	C23
C2	OEN	G1	S7	L7	VDD	N11	C26
C3	CLK	G2	S8	L8	C20	N12	C27
C4	ENB1	G3	GND	L9	C24	N13	C210

Pin Assignments

120 Lead Metric Quad Flat Pack (KE) Package



Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	CLK	25	S ₁	49	C10	73	D38	97	C44
2	FSEL	26	S ₀	50	C20	74	D37	98	C45
3	ACC	27	D19	51	C21	75	D36	99	C4 ₆
4	OCEN	28	D18	52	C22	76	D35	100	C47
5	OEN	29	D17	53	C23	77	D34	101	C48
6	S ₁₅	30	D16	54	C24	78	D33	102	V _{DD}
7	S14	31	D15	55	C25	79	D32	103	C49
8	GND	32	D14	56	C26	80	D31	104	C410
9	S13	33	D13	57	C27	81	D30	105	D40
10	S ₁₂	34	D12	58	C28	82	C310	106	GND
11	S ₁₁	35	D11	59	C29	83	C39	107	D41
12	V _{DD}	36	D10	60	C210	84	C38	108	D42
13	S ₁₀	37	C1 ₁₀	61	D20	85	C37	109	D43
14	S9	38	C19	62	D21	86	C36	110	D44
15	S8	39	C18	63	D22	87	C35	111	D45
16	GND	40	C17	64	D23	88	C34	112	D46
17	S7	41	C16	65	D24	89	C33	113	D47
18	S ₆	42	GND	66	D25	90	C32	114	D48
19	S ₅	43	C15	67	D26	91	C31	115	D49
20	V _{DD}	44	C14	68	D27	92	C30	116	ENB3
21	S4	45	C13	69	D28	93	C40	117	ENB2
22	S3	46	Vdd	70	D29	94	C41	118	ENB1
23	S ₂	47	C12	71	D39	95	C42	119	ENB4
24	GND	48	C11	72	GND	96	C43	120	ENSEL

Pin Descriptions

	Pin Nu	ımber	
Pin Name	CPGA/PPGA/ MPGA	MQFP	Pin Function Description
Power	•		
V _{DD}	F3, H3, L7, C8	12, 20, 46, 102	Supply Voltage. The TMC2246A operates from a single +5V supply. All power and ground pins must be connected.
GND	E3, G3, J3, L6, H11, C7	8, 16, 24, 42, 72, 106	Ground. The TMC2246A operates from a single +5V supply. All power and ground pins must be connected.
Clock			
CLK	C3	1	System Clock. The TMC2246A operates from a single master clock input. The rising edge of clock strobes all enabled registers. All timing specifications are referenced to the rising edge of CLK.
Inputs	1	1	
D1 ₉₋₀	M1, K3, L2, N1, L3, M2, N2, L4, M3, N3	27, 28, 29, 30, 31, 32, 33, 34, 35, 36	Data Input Ports. D1 through D4 are the 10-bit data input ports. The LSB is Dx_0 .
D2 ₉₋₀	J12, K13, J11, K12, L13, L12, K11, M13, M12, L11	70, 69, 68, 67, 66, 65, 64, 63, 62, 61	
D3 ₉₋₀	J13, H12, H13, G12, G11, G13, F13, F12, F11, E13	71, 73, 74, 75, 76, 77, 78, 79, 80, 81	
D4 ₉₋₀	B4, C5, A4, B5, A5, C6, B6, A6, A7, B7	115, 114, 113, 112, 111, 110, 109, 108, 107, 105	
C1 ₁₀₋₀	M4, L5, N4, M5, N5, M6, N6, M7, N7, N8, M8	37, 38, 39, 40, 41, 43, 44, 45, 47, 48, 49	Coefficient Input Ports. C1 through C4 are the 11-bit coefficient input ports. The LSB is Cx_0 .
C2 ₁₀₋₀	N13, M11, L10, N12, N11, M10, L9, N10, M9, N9, L8	60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50	
C3 ₁₀₋₀	E12, D13, E11, D12, C13, B13, D11, C12, A13, C11, B12	82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92	
C4 ₁₀₋₀	A8, B8, A9, B9, A10, C9, B10, A11, B11, C10, A12	104, 103, 101, 100, 99, 98, 97, 96, 95, 94, 93	
Outputs			
S ₁₅₋₀	C1, D2, D1, E2, E1, F2, F1, G2, G1, H1, H2, J1, J2, K1, K2, L1	6, 7, 9, 10, 11, 13, 14, 15, 17, 18, 19, 21, 22, 23, 25, 26	Sum Output. The current 16-bit result is available at the Sum output. The LSB is S_0 . See the Functional Block Diagram.

Pin Descriptions (continued)

	Pin Nu	mber	
Pin Name	CPGA/PPGA/ MPGA	MQFP	Pin Function Description
Controls			
FSEL	B2	2	Format Select. Coefficients input during the current clock are assumed to be in fractional two's complement format. Rounding to 16 bits is performed as determined by the accumulator control, ACC, and the upper 16 bits of the accumulator are output when the registered Format Select input (FSEL) is LOW. When FSEL is HIGH, two's complement integer format is assumed, and the lower 16 bits of the accumulator are presented at the output. No rounding is performed when operating in integer mode. See the Functional Block Diagram and the Applications Discussion.
ENSEL	A1	120	Enable Select. The registered Enable Select determines whether the data or the coefficient input registers may be held on the next rising edge of clock, in conjunction with the individual input enables ENB1–ENB4. See Table 1.
ENB1– ENB4	C4, A2, A3, B3	118, 117, 116, 119	Input Enables. When ENBi (i=1, 2, 3, or 4) is LOW, registers Ci and Di are both strobed by the next rising edge of CLK. When ENBi is HIGH and ENSEL is LOW, Di is strobed, but Ci is held. When ENBi and ENSEL are both HIGH, Di is held and Ci is strobed. See Table 1. Thus, either or both input registers to each multiplier are updated on each clock cycle.
ACC	B1	3	Accumulate. When the registered ACCumulator control is LOW, no internal accumulation will be performed on the data input during the current clock, effectively clearing the prior accumulated sum. If operating in fractional two's complement format (FSEL = LOW), one-half LSB rounding to 16 bits is performed on the result. This allows the user to perform summations without propagating roundoff errors.
			When ACC is HIGH, the internal accumulator adds the emerging products to the sum of previous products, without performing additional rounding.
OCEN	D3	4	Output Register Enable. The output of the accumulator is latched into the output register on the next clock when the Output Register Clock Enable is LOW. When OCEN is HIGH the contents of the output register remain unchanged; however, accumulation will continue internally if ACC remains HIGH.
OEN	C2	5	Output Enable. Data currently in the output registers is available at the output bus S_{15-0} when the asynchronous Output Enable is LOW. When \overrightarrow{OEN} is HIGH, the outputs are in the high-impedance state.
No Connec			
NC	D4 (Index Pin)		Not Connected. (Optional)

Note:

1. X denotes a "Don't Care" condition.

2. Any register not explicitly held is updated on the next rising edge of CLK.

Table 1. Input Register Control

ENB1-4	ENSEL Input Register Held					
1	1	Data i				
1	0	Coefficient i				
0	Х	None				

Data Formats

Fractional Two's Complement Format (FSEL = LOW)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	BIT
						-2 ⁰ .	2 ⁻¹	2 ⁻²	2 ⁻³	2 ⁻⁴	2 ⁻⁵	2 ⁻⁶	2 ⁻⁷	2 ⁻⁸	2 ⁻⁹	DATA (D1-4)
					-2 ¹	2 ⁰ .	2 ⁻¹	2 ⁻²	2 ⁻³	2 ⁻⁴	2 ⁻⁵	2 ⁻⁶	2 ⁻⁷	2 ⁻⁸	2 ⁻⁹	COEFFICIENT (C1-4)
-2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰ .	2 ⁻¹	2 ⁻²	2 ⁻³	2 ⁻⁴	2 ⁻⁵	2 ⁻⁶	2 ⁻⁷	2 ⁻⁸	2 ⁻⁹	SUM

Integer Two's Complement Format (FSEL = HIGH)

14 13 12 11 10	9 8 7 6	5 4 3 2	1 0 BIT
	-2^9 2^8 2^7 2^6		2 ¹ 2 ⁰ . DATA (D1-4)
-2 ¹⁰	2 ⁹ 2 ⁸ 2 ⁷ 2 ⁶		2 ¹ 2 ⁰ . COEFFICIENT (C1-4)
2^{14} 2^{13} 2^{12} 2^{11} 2^{10}	2 ⁹ 2 ⁸ 2 ⁷ 2 ⁶		2 ¹ 2 ⁰ . SUM

Integer Two's Complement Data / Fractional Two's Complement Coefficient Format (FSEL = LOW)

	-		-													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	BIT
			-			-2 ⁹	2 ⁸	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰ .	DATA (D1-4)
					-2 ¹	2 ⁰ .	2 ⁻¹	2 ⁻²	2 ⁻³	2 ⁻⁴	2 ⁻⁵	2 ⁻⁶	2 ⁻⁷	2 ⁻⁸	2 ⁻⁹	COEFFICIENT (C1-4)
-2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰ .	SUM

Note: A minus sign indicates the sign bit.

Figure 1. Data Formats

Equivalent Circuits and Threshold Levels




Figure 2. Equivalent Digital Input Circuit




Figure 3. Equivalent Digital Output Circuit




Figure 4. Threshold Levels for Three-State Measurement

Absolute Maximum Ratings (beyond which the device may be damaged)¹

Parameter	Min	Max	Unit
Supply Voltage	-0.5	7.0	V
Input Voltage	-0.5	V _{DD} + 0.5	V
Output, Applied Voltage ²	-0.5	V _{DD} + 0.5	V
Output, Externally Forced Current ^{3,4}	-3.0	6.0	mA
Output, Short Circuit Duration (single output in HIGH state to ground)		1	sec
Operating, Ambient Temperature	-20	110	°C
Junction Temperature		140	°C
Storage Temperature	-65	150	°C
Lead Soldering (10 seconds)		300	°C

Notes:

1. Functional operation under any of these conditions is NOT implied. Performance and reliability are guaranteed only if Operating Conditions are not exceeded.

2. Applied voltage must be current limited to specified range.

3. Forcing voltage must be limited to specified range.

4. Current is specified as conventional current flowing into the device.

Operating Conditions

Param	eter		Min	Nom	Max	Units
V_{DD}	Power Supply Voltage		4.75	5.0	5.25	V
f _{CLK}	Clock frequency	TMC2246A			30	MHz
		TMC2246A-1			40	MHz
		TMC2246A-2			60	MHz
t _{PWH}	CLK pulse width, HIGH		8			ns
t _{PWL}	CLK pulse width, LOW		6			ns
t _S	Input Data Set-up Time		6			ns
t _H	Input Data Hold Time		1.5			ns
V _{IH}	Input Voltage, Logic HIGH		2.0			V
V _{IL}	Input Voltage, Logic LOW				0.8	V
I _{OH}	Output Current, Logic HIGH				-2.0	mA
I _{OL}	Output Current, Logic LOW				4.0	mA
T _A	Ambient Temperature, Still Air		0		70	°C

Electrical Characteristics

Param	neter	Conditions	Min	Тур	Max	Units
I _{DD}	Total Power Supply Current	V_{DD} = Max, C_{LOAD} = 25pF, f_{CLK} = Max				
		TMC2246A			95	mA
		TMC2246A-1			120	mA
		TMC2246A-2			170	mA
I _{DDU}	Power Supply Current,	$V_{DD} = Max, \overline{OEN} = HIGH, f_{CLK} = Max$				
	Unloaded	TMC2246A			80	mA
		TMC2246A-1			100	mA
		TMC2246A-2			140	mA
I _{DDQ}	Power Supply Current, Quiescent	V _{DD} = Max, CLK = LOW			5	mA
C _{PIN}	I/O Pin Capacitance			5		pF
I _{IH}	Input Current, HIGH	$V_{DD} = Max, V_{IN} = V_{DD}$			±10	μA
IIL	Input Current, LOW	$V_{DD} = Max, V_{IN} = 0 V$			±10	μA
I _{OZH}	Hi-Z Output Leakage Current, Output HIGH	$V_{DD} = Max, V_{IN} = V_{DD}$			±10	μA
I _{OZL}	Hi-Z Output Leakage Current, Output LOW	$V_{DD} = Max, V_{IN} = 0 V$			±10	μA
I _{OS}	Short-Circuit Current		-20		-80	mA
V _{OH}	Output Voltage, HIGH	S ₁₅₋₀ , I _{OH} = Max	2.4			V
V _{OL}	Output Voltage, LOW	S ₁₅₋₀ , I _{OL} = Max			0.4	V


Switching Characteristics

Param	eter	Conditions ¹	Min	Тур	Max	Units	
t _{DO}	Output Delay Time	C _{LOAD} = 25 pF			14	ns	
t _{HO}	Output Hold Time	C _{LOAD} = 25 pF	4			ns	
t _{ENA}	Three-State Output Enable Delay	C _{LOAD} = 0 pF			10	ns	
t _{DIS}	Three-State Output Disable Delay	C _{LOAD} = 0 pF			10	ns	

Note:

1. All transitions are measured at a 1.5V level except for t_{ENA} and $t_{\text{DIS}}.$

Timing Diagram



^{2.} Assumes $\overline{OEN} = LOW$.

Application Notes

Typical Operation

The versatile input clock enables and unrestricted data and coefficient inputs provided on the TMC2246A allow considerable flexibility in numerous image and signal processing architectures.

Table 2 shows a typical sequence of operations which clarifies the inherent latencies of the device and illustrates fixed coefficient storage, product accumulation, and device reconfiguration prior to beginning a new accumulation. This assumes that the device is set to fractional two's complement mode (FSEL = LOW) with $\overrightarrow{OCEN} = LOW$, $\overrightarrow{OEN} = LOW$, and the input registers configured to hold coefficients only (ENSEL = LOW). X= "don't care."

Using the TMC2246A for Pixel Interpolation

As a companion product to the TMC2301 Image Resampling Sequencer, the TMC2246A offers an excellent tool for performing high-speed pixel interpolation and image filtering.

Any pixel resampling operation with multiple-pixel kernels must utilize some parallel-processing technique, such as memory banding, to maintain high-speed image throughput rates. Memory banding utilizes adders to generate parallel offset addresses, allowing the user to access multiple pixel locations simultaneously. Using such techniques, one TMC2246A can perform bilinear interpolation (four-pixel kernel) with no loss in system performance.

Larger kernels can be realized in similar systems with additional TMC2246As. Figure 5 illustrates a basic pixel interpolation application.

Table 2. Typical TMC2246A	Operation Sequence
---------------------------	---------------------------

CLK	D1	C1	ENB1	D2	C2	ENB2	D3	C3	ENB3	D4	C4	ENB4	ACC	Sum
0	-	-	0	-	-	0	-	-	0	-	-	0	-	-
1	D1(1)	C1(1)	1	D2(1)	C2(1)	1	D3(1)	C3(1)	1	D4(1)	C4(1)	1	0	-
2	D1(2)	Х	0	D2(2)	C2(2)	0	D3(2)	Х	1	D4(2)	Х	1	1	-
3	D1(3)	C1(3)	0	D2(3)	C2(3)	0	D3(3)	Х	0	D4(3)	Х	0	1	
4	D1(4)	C1(4)	-	D2(4)	C2(4)	-	D3(4)	C3(4)	-	D4(4)	C4(4)	-	0	
5														S(5)=D1(1)C1(1)+D2(1)C2(1) +D3(1)C3(1)+D4(1)C4(1)+ 2 ⁻¹⁰
6														S(6)=S(5)+D1(2)C1(1)+D2(2)C2(1) +D3(2)C3(1)+D4(2)C4(1)
7														S(7)=S(6)+D1(3)C1(3)+D2(3)C2(3) +D3(3)C3(1)+D4(3)C4(1)
8														S(8)=D1(4)C1(4)+D2(4)C2(4) +D3(4)C3(4)+D4(4)C4(4)+2 ⁻¹⁰

Notice in this example, operating in fractional two's complement mode, that rounding is imposed on the first cycle only of an accumulation. This avoids the propagation of accumulated roundoff errors.




Figure 5. Bilinear Interpolation Using the TMC2246A

TMC2246A Applications in Digital Filtering

Unrestricted access to all input ports of the TMC2246A allows the user considerable flexibility in realizing numerous digital filter architectures. Figure 6 illustrates how the device may be utilized as a flexible high-speed FIR filter with the ability to modify all of the filter coefficients dynamically or to store a fixed set if desired.

Longer filters, with more taps, are realized by including an external adder (such as the common 74381 type) to cascade multiple TMC2246As. Alternatively, two additional taps and a cascading adder are available in the Fairchild TMC2249A Digital Mixer.




Figure 6. Using the TMC2246A For FIR Filtering


Related Products


- TMC2301 Image Resampling Sequencer
- TMC2302A Image Manipulation Sequencer
- TMC2249A Video Mixer
- TMC2242B Half-Band Filter

120-Lead CPGA Package

Symbol	Inc	hes	Millim	Notes	
Symbol	Min.	Max.	Min.	Max.	Notes
А	.080	.160	2.03	4.06	
A1	.040	.060	1.01	1.53	
A2	.125	.215	3.17	5.46	
øВ	.016	.020	0.40	0.51	2
øB2	.050	NOM.	1.27	2	
D	1.340	1.380	33.27	35.05	SQ
D1	1.200	BSC	30.48		
е	.100	BSC	2.54		
L	.110	.145	2.79	3.68	
L1	.170 .190		4.31	4.83	
М	1	3	1	3	
Ν	12	20	12	4	
Р	.003	_	.076	_	

- 1. Pin #1 identifier shall be within shaded area shown.
- 2. Pin diameter excludes solder dip finish.
- 3. Dimension "M" defines matrix size.
- 4. Dimension "N" defines the maximum possible number of pins.
- 5. Orientation pin is at supplier's option.
- 6. Controlling dimension: inch.







120-Lead PPGA Package

Symbol	Inc	hes	Millim	Notes	
Symbol	Min.	Max.	Min.	Max.	Notes
А	.080	.160	2.03	4.06	
A1	.040	.060	1.01	1.53	
A2	.125	.215	3.17	5.46	
øВ	.016	.020	0.40	0.51	2
øB2	.050	NOM.	1.27	2	
D	1.340	1.380	33.27	35.05	SQ
D1	1.200	BSC	30.48		
е	.100	BSC	2.54		
L	.110	.145	2.79	3.68	
L1	.170	.190	4.31	4.83	
М	1	3	1	3	
Ν	12	20	12	4	
Р	.003	_	.076	_	

- 1. Pin #1 identifier shall be within shaded area shown.
- 2. Pin diameter excludes solder dip finish.
- 3. Dimension "M" defines matrix size.
- 4. Dimension "N" defines the maximum possible number of pins.
- 5. Orientation pin is at supplier's option.
- 6. Controlling dimension: inch.







120-Lead Metric Quad Flat Package to Pin Grid Array Package (MPGA)

Symbol	Inc	hes	Millim	Notes		
Symbol	Min.	Max.	Min.	Max.	Notes	
А	.309	.311	7.85	7.90		
A1	.145	.155	3.68	3.94		
A2	.080	.090	2.03	2.29		
A3	.050	TYP.	1.27			
øB	.016	.020	0.40	0.51	2	
øB2	.050	NOM.	1.27	2		
D	1.355	1.365	34.42	34.67	SQ	
D1	1.200	BSC	30.48	30.48 BSC		
е	.100	BSC	2.54			
L	.175 .185		4.45	4.70		
М	1	3	1	3		
Ν	12	20	12	20	4	

- 1. Pin #1 identifier shall be within shaded area shown.
- 2. Pin diameter excludes solder dip finish.
- 3. Dimension "M" defines matrix size.
- 4. Dimension "N" defines the maximum possible number of pins.
- 5. Orientation pin is at supplier's option.
- 6. Controlling dimension: inch.






— Pin 1 Identifier

Ι.													
₹	• @	0	0	0	0	0	0	0	0	0	0	0	0
	• @	0	0	0	0	0	0	0	0	0	0	0	0
T	0	0	0	0	0	0	0	0	0	0	0	0	0
	0	0	0								0	0	0
	0	0	0								0	0	0
	0	0	0								0	0	0
D1	0	0	0								0	0	0
	0	0	0								0	0	0
	0	0	0								0	0	0
	0	0	0							0	0	0	0
	0	0	0	0	0	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	0	0	0	0	0	0
Y	• ©	0	0	0	0	0	0	0	0	0	0	0	⊚∫

120-Lead MQFP Package

Symbol	Inc	hes	Millim	Netes		
Symbol	Min.	Max.	Min.	Max.	ax. Notes	
А	.154		_	3.92		
A1	.010	—	.25	_		
A2	.125	.144	3.17	3.67		
В	.012	.018	.30	.45	3, 5	
С	.005	.009	.13	.23	5	
D/E	1.219	1.238	30.95	31.45		
D1/E1	1.098	1.106	27.90	28.10		
е	.0315	BSC	.80			
L	.026	.026 .037		.95	4	
Ν	12	20	12			
ND	3	0	3			
α	0 °	7 °	0 °	7 °		
CCC	_	.004	_	.10		

- 1. All dimensions and tolerances conform to ANSI Y14.5M-1982.
- 2. Controlling dimension is millimeters.
- 3. Dimension "B" does not include dambar protrusion. Allowable dambar protrusion shall be .08mm (.003in.) maximum in excess of the "B" dimension. Dambar cannot be located on the lower radius or the foot.
- 4. "L" is the length of terminal for soldering to a substrate.
- 5. "B" & "C" includes lead finish thickness.



Ordering Information

Product Number	Temperature Range	Speed Grade	Screening	Package	Package Marking
TMC2246AG1C	0°C to 70°C	30 MHz	Commercial	120 Pin Ceramic Pin Grid Array	2246AG1C
TMC2246AG1C1	0°C to 70°C	40 MHz	Commercial	120 Pin Ceramic Pin Grid Array	2246AG1C1
TMC2246AG1C2	0°C to 70°C	60 MHz	Commercial	120 Pin Ceramic Pin Grid Array	2246AG1C2
TMC2246AH5C	0°C to 70°C	30 MHz	Commercial	120 Pin Plastic Pin Grid Array	2246AH5C
TMC2246AH5C1	0°C to 70°C	40 MHz	Commercial	120 Pin Plastic Pin Grid Array	2246AH5C1
TMC2246AH5C2	0°C to 70°C	60 MHz	Commercial	120 Pin Plastic Pin Grid Array	2246AH5C2
TMC2246AH6C	0°C to 70°C	30 MHz	Commercial	120 Lead Metric Quad Flat Pack to Pin Grid Array	N/A
TMC2246AH6C1	0°C to 70°C	40 MHz	Commercial	120 Lead Metric Quad Flat Pack to Pin Grid Array	N/A
TMC2246AH6C2	0°C to 70°C	60 MHz	Commercial	120 Lead Metric Quad Flat Pack to Pin Grid Array	N/A
TMC2246AKEC	0°C to 70°C	30 MHz	Commercial	120 Lead Metric Quad FlatPack	2246AKEC
TMC2246AKEC1	0°C to 70°C	40 MHz	Commercial	120 Lead Metric Quad FlatPack	2246AKEC1
TMC2246AKEC2	0°C to 70°C	60 MHz	Commercial	120 Lead Metric Quad FlatPack	2246AKEC2

For additional information regarding our products, please visit CADEKA at: cadeka.com

CADEKA Headquarters Loveland, Colorado T: 970.663.5452

T: 877.663.5452 (toll free)

CADEKA, the CADEKA logo design, COMLINEAR and the COMLINEAR logo design are trademarks or registered trademarks of CADEKA Microcircuits LLC. All other brand and product names may be trademarks of their respective companies.

CADEKA reserves the right to make changes to any products and services herein at any time without notice. CADEKA does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by CADEKA; nor does the purchase, lease, or use of a product or service from CADEKA convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of CADEKA or of third parties.

Copyright ©2007-2008 by CADEKA Microcircuits LLC. All rights reserved.

